

EAST - [default1.wsp:1]

File View Edit Tools Window Help

- Drafts
 - BRS:
- Pending
- Active
 - L1: (15726) crosstalk
 - L2: (5116) 716/\$.ccls.
 - L3: (4795) 703/\$.ccls.
 - L4: (62036) routing
 - L5: (12) 1 and 2 and 3 and 4
- + Failed
- + Saved
- + Favorites
- + Tagged (1)
- + UDC
- + Queue
- + Trash

	U	I	Document ID	Issue Date	Pages	Title	
1	<input type="checkbox"/>	<input type="checkbox"/>	US 6732065 B1	20040504	23	Noise estimation for coupled RC interconnects in deep submicron integrated circuits	7
2	<input type="checkbox"/>	<input type="checkbox"/>	US 6587815 B1	20030701	16	Windowing scheme for analyzing noise from multiple sources	7
3	<input type="checkbox"/>	<input type="checkbox"/>	US 6553338 B1	20030422	10	Timing optimization in presence of interconnect delays	7
4	<input type="checkbox"/>	<input type="checkbox"/>	US 6470485 B1	20021022	27	Scalable and parallel processing methods and structures for testing configurable interconnect network in FPGA device	7
5	<input type="checkbox"/>	<input type="checkbox"/>	US 6397169 B1	20020528	13	Adaptive cell separation and circuit changes driven by maximum capacitance rules	7
6	<input type="checkbox"/>	<input type="checkbox"/>	US 6353917 B1	20020305	14	Determining a worst case switching factor for integrated circuit design	7
7	<input type="checkbox"/>	<input type="checkbox"/>	US 6219631 B1	20010417	7	Method of generating R,C parameters	7